Jump to letter: [
8ABCDEFGHIJKLMNOPQRSTUVWXYZ
]
pharosc-alliance - VLSI and ASIC Standard Cell Libraries for alliance
- Description:
The libraries have been characterised in a generic 0.13µm
technology. The spice model comes from the University of California,
Berkeley, and the layout rules are slightly oversized 0.13µm ones
which should make the layout compatible with most foundry rules
The vxlib is compatible with the sxlib created by the Alliance
software authors. The vsclib is a completely new library design.
The wsclib is derived from the vsclib. The rgalib and vgalib are
small gate array type libraries.
The Alliance sxlib has also been characterised in 0.13µm using the
same methodology and converted to the same 0.13µm layout rules.
The characterisation methodology creates a web data book, and this
is on-line with the cells' layout and schematics.
Packages